JPH0441383B2 - - Google Patents
Info
- Publication number
- JPH0441383B2 JPH0441383B2 JP59196119A JP19611984A JPH0441383B2 JP H0441383 B2 JPH0441383 B2 JP H0441383B2 JP 59196119 A JP59196119 A JP 59196119A JP 19611984 A JP19611984 A JP 19611984A JP H0441383 B2 JPH0441383 B2 JP H0441383B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- output
- input
- circuit
- data read
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
- G06F13/4226—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with asynchronous protocol
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
- Information Transfer Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP19611984A JPS6175455A (ja) | 1984-09-19 | 1984-09-19 | インタフエ−ス装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP19611984A JPS6175455A (ja) | 1984-09-19 | 1984-09-19 | インタフエ−ス装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6175455A JPS6175455A (ja) | 1986-04-17 |
JPH0441383B2 true JPH0441383B2 (en]) | 1992-07-08 |
Family
ID=16352554
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP19611984A Granted JPS6175455A (ja) | 1984-09-19 | 1984-09-19 | インタフエ−ス装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6175455A (en]) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59160223A (ja) * | 1983-03-03 | 1984-09-10 | Mitsubishi Electric Corp | 信号入力装置 |
-
1984
- 1984-09-19 JP JP19611984A patent/JPS6175455A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6175455A (ja) | 1986-04-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5148052A (en) | Recirculating transparent latch employing a multiplexing circuit | |
JP2563679B2 (ja) | 双方向入出力信号分離回路 | |
JPH0441383B2 (en]) | ||
JPS5875239A (ja) | 端末装置接続方式 | |
JPH0546535A (ja) | データ転送インタフエース装置 | |
JP2505878B2 (ja) | マルチバスシステム | |
JP2975638B2 (ja) | 半導体集積回路 | |
JPH06325565A (ja) | カウント機能付きfifoメモリ | |
JP2655585B2 (ja) | 半導体集積回路のデータバス制御回路 | |
JPH04149656A (ja) | 情報処理装置 | |
JPH02304610A (ja) | 周辺機器の電源オン・オフ検知装置 | |
JPS60117847A (ja) | デ−タ制御回路 | |
JPS6246017B2 (en]) | ||
JPS62156751A (ja) | インタ−フエ−ス回路 | |
JPS63263857A (ja) | デ−タ入出力装置 | |
JPH04352057A (ja) | 割込み通知回路 | |
JPH06237159A (ja) | 信号入力回路 | |
JPH073019U (ja) | 動作モード設定回路 | |
JPH0536943U (ja) | クリアパルス生成回路 | |
JPH06175972A (ja) | バスシステム | |
JPS59148199A (ja) | メモリパリテイ回路 | |
JPS6349867A (ja) | シリアルデ−タ出力装置 | |
JPH03257610A (ja) | リセット回路 | |
JPS61153751A (ja) | デ−タ遅延回路 | |
JPS6214866B2 (en]) |